ABSTRACT We reported experimental fabrication and characterization of Si 0.15 Ge 0.85 n-MOSFETs comprising a gate-stacking heterostructure of Ge-nanospherical gate/SiO 2 /Si 0.15 Ge 0.85 -nanosheet on SOI (100) substrate in a self-organization approach. This unique gate-stacking heterostructure is simultaneously produced in a single oxidation step as a consequence of an exquisitely controlled dynamic balance between the concentrations of oxygen, Si, and Ge interstitials at 900 • C. Process-controlled tunability of nanospherical gate of 60-100 nm in diameter, gate oxide thickness of 3 nm, and Si 0.15 Ge 0.85 nanosheet with compressive strain of −2.5% was achieved. Superior gate modulation is evidenced by subthreshold slope of 150 mV/dec and I ON /I OFF > 5 × 10 8 (I OFF < 10 −6 μA/μm and I ON > 500 μA/μm) measured at V G = +1V, V D = +1 V, and T = 80 K for our device with channel length of 75 nm.
I. INTRODUCTION
THE rapid proliferation of mobile electronic systems has increased the demand for higher-performance, low-voltage and low-power transistors. These are formidable requirements indeed for current Si technology to meet. This is because relentless miniaturization of Si devices has "hit a brick wall" with regard to downscaling feature sizes. The need for new materials, new device structures, and new system architectures becomes imperative in order to be able to continuously boost MOS transistor performance while lowering operating voltages and power consumption.
Among the possible channel material choices for transistors, high-concentration SiGe-and Ge-channels are particularly attractive in light of high carrier mobilities, high dielectric constants, and most importantly, their CMOS process compatibility [1] . However, the production of highquality Ge MOSFETs over Si substrates has been hampered by not only the difficulty in the growth of Ge-on-Si with sufficiently low defect densities due to the large lattice mismatch between Ge and Si, but also by the challenge of depositing dielectric layers over Ge with satisfactory gate-oxide integrity because of inherent thermal instability and structural deficiencies of Ge-based dielectrics [2] .
Pioneering approaches for the formation of Ge on Si substrates have been reported including stress-relaxed buffer epitaxy [3] , aspect-ratio trapping [4] , layer-transfer wafer bonding [5] , and Ge condensation [6] . Also the gate-stack deposition of high-k/metal-gate in combination with interfacial layers such as GeO 2 , YGeO, SiO 2 /Si and InAlP [7] has been proposed. Besides, advanced device structures including fin [8] , nanowire [9] or recess-channel structures [10] have been aggressively exploited in order to improve gate electrostatic control and to suppress short-channel effects, which are particularly challenging for nanometer-scale Ge-MOSFETs since Ge has a smaller bandgap energy than their counterpart Si. Encouraging achievements have been reported for highperformance Ge pMOSFETs, however, Ge nMOSFETs have been suffered not only by a relatively low electron density in Ge n-channel due to Fermi-level pinning near valence band edge [11] , [12] , but also by a large n-type contact resistance for source/drain (S/D) because of low solubility and high diffusivity of n-type dopants within Ge [13] , [14] . Good ohmic 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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In this paper, we report experimental fabrication and characterization of Ge nanospherical (NP) gate/SiO 2 /Si 0.15 Ge 0.85 recess-nanosheet n-FETs with channel-length of L ch = 75nm over a Si-on-insulator (SOI) (100) substrate in a selforganized approach. A junctionless (JL) configuration is considered in this work for its simple device structure in that the elimination of junctions between S/D and channel greatly simplifies fabrication processing, especially for nonsilicon materials [17] .
II. FORMATION OF GATE-STACKING HETEROSTRUCTURE OF GE-NANOSPHERICAL GATE/SIO 2 /SIGE NANOSHEET IN A SELF-ORGANIZED APPROACH
Our gate-stacking structure consisting of Ge-NP/SiO 2 /Si 1−x Ge x -recess nanosheet is produced by a single process step of thermally oxidizing a lithographicallypatterned poly-Si 1−y Ge y pillar over a buffer layer of Si 3 N 4 on top of a SOI (100) substrate [18] . This single-step fabrication process is enabled by a unique combination of Si interstitials-mediated SiO 2 "destruction-construction" mechanism [19] as well as by a rather curious, "symbiotic" interplay of Ge, Si and O interstitials at 800 − 900 • C [20] . Our previous reports have already demonstrated a good control of (1) the diameters (10nm−100nm) of the Ge NPs (the channel length/width), [21] (2) the thickness (2.5-4.8 nm) of the SiO 2 (gate oxide) layer, [22] , [23] and most importantly, (3) the crystal orientation, chemical composition, and the strain state of Si 1−x Ge x -shell (channel) over Si substrates [23] by tailoring geometrical dimensions of lithographically-patterned Si 1−y Ge y nanopillars and conditions of thermal oxidation. Using this approach, a single-crystalline (100) Si 1−x Ge x nanosheet with a Ge content as high as x = 0.85 in a compressively-strained state of 2.5% is achievable on SOI (100) substrates as assessed by transmission electron microscopy (TEM), Raman spectroscopy and selected-area nano-beam diffraction (NBD) patterns examinations [21] - [23] . The originality and salient features of our gate-stacking heterostructure lie in its inherent structural simplicity in combination with the process elegance of being simultaneously produced within a single oxidation step [18] . Thus, the preparation of our MOS gate-stacking structure needs neither surface treatments prior to gate-dielectrics deposition nor additional processes following gate-stack formation, both of which are essentially required for the conventional epitaxy-based fabrication processes. Another important feature for our device is the feasibility of a local, high-Ge content Si 1−x Ge x recess-nanosheet on the surface of the Si substrate right underneath the Ge NP-gate, enabling the fabrication of n + ohmic contacts using prevailing Si S/D techniques. 
III. FABRICATION OF GE-NANOSPHERICAL GATE/SIO 2 /SIGE NANOSHEET JUNCTIONLESS N-FETS
The fabrication process flow and schematic diagrams of Ge-NP gate/SiO 2 /Si 1−x Ge x -nanosheet JL n-FET are summarized in Figs. 1(a) and (b), respectively. We started with a tri-layer of 23nm-thick Si 3 N 4 /70nm-thick polySi 0.85 Ge 0.15 /5nm-thick SiO 2 that was sequentially deposited over a 30nm-thick Si layer of a SOI (100) substrate using low-pressure chemical vapor deposition. Next, a single, poly-Si 0.85 Ge 0.15 nano-pillar with a width ranging from 100 − 280nm was lithographically patterned. Subsequently, thermal oxidation at 900 • C for 25min in an H 2 O ambient followed by in situ postoxidation anneal at 800 • C for 5min was conducted in order for forming a gate-stacking heterostructure of Ge NP (60−100nm in diameter)/SiO 2 /Si 1−x Ge x -shell. Lithographic delineation of S/D was made by using CHF 3 plasma to remove the buffer layer of Si 3 N 4 followed by SF 6 plasma to isotropically etch away the underneath Si. A dose of 5 × 10 15 cm −2 phosphorous ions was implanted in order to dope S/D. Subsequently, passivation SiO 2 was deposited at 690 • C, followed by a gate contact-hole lithographicallypatterning process. An in situ phosphorous-doped poly-Si layer was successively deposited in contact with the Ge NP at 585 • C, followed by an in situ postanneal at 900 • C for 40min. During this post-anneal process, implanted phosphorous dopants within S/D were activated and also diffused within the entire SiGe channel/Si layer on SOI substrate, resulting in a JL configuration of n + -Si Source−n + -SiGe channel−n + -Si Drain. Based on TCAD Silvaco simulation, the dopant is uniformly distributed within the SiGe channel with a calculated dopant concentration of 1.7 × 10 19 cm −3 .
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Finally, the device fabrication was completed by oxide passivation using plasma-enhanced chemical vapor deposition, contact lithographical patterning, Al metallization, and forming gas (5% H 2 in N 2 ) anneal at 400 • C for 30min.
IV. RESULTS AND DISCUSSION
Our previous works have reported that thermal oxidation of a lithographically-patterned Si 1−y Ge y nano-pillar preferentially converts the Si content of the Si 1−y Ge y to SiO 2 and squeezes the residual, unoxidized Ge atoms radially inwards to the core of the oxidized pillar. A cluster of irregularlyshaped Ge nanocrystallites is thus formed and centralized within the newly-formed SiO 2 matrix [19] , [20] . Under optimum processing conditions, this cluster of Ge nanocrystallites can be made to migrate through the newly-formed SiO 2 layer and also to penetrate the underlying buffer layer of Si 3 N 4 . Concurrent with the migration process, coarsening of the Ge nanocrystallites proceeds to the point of complete coalescence and results ultimately in a single, interfacial stress-free Ge NP being formed for each nanopillar. When the migrating Ge NP penetrates the entire buffer layer of Si 3 N 4 and even submerges the Si substrate below, a recess Si 1−x Ge x nanosheet is simultaneously formed on the surface of the Si substrate. This local Si 1−x Ge x nanosheet is generated because it is thermodynamically and kinetically favorable for Ge atoms to migrate from the Ge NP and dissolve within the Si substrate to form a SiGe alloy. Notably this Si 1−x Ge x -nanosheet not only conformally matches the burrowing Ge NP, but also is separated from the Ge NP by an approximately 3nm-thick, conformal layer of SiO 2 . This SiO 2 layer is thermally grown by oxidation of Si interstitials released from the Si substrate, and its thickness is dynamically determined by a construction/destruction mechanism that has been elaborated elsewhere [19] . It is clearly seen from TEM/SEM micrographs in Figs. 1(c and d) that a single, 80nm-diameter Ge NP appears at the core of the oxidized pillar and most importantly, simultaneously selfaligns with Si-S/D. As seen in the EDX map of Fig. 1(f) , an 80nm-diameter Ge NP migrates through the entire buffer layer of Si 3 N 4 and penetrates the top Si layer of SOI (100) substrate in a depth of penetration of 15nm. Below the penetrating Ge NP, there appears a conformal Si 1−x Ge x nanosheet that is well separated from the penetrating Ge NP by a conformal SiO 2 layer. The exquisiteness of our self-organized gate stack is that we are able to utilize the Ge NP-gate to modulate the underlying Si 1−x Ge x recess-channel through a 3nm-thick SiO 2 layer that was grown by thermal oxidation at 900 • C. Notably, the geometries of channel-length and channel-width are directly determined by the surface area of the Ge NP in contact with the Si substrate below, which are essentially determined by the diameter of the Ge NP in combination with the depth of penetration for the Ge NP into the Si substrate. As seen in Figure 1(c) , the channel length and width are estimated to be 75nm and 75nm, respectively. Another salient feature for our gate-stacking heterostructure is the feasibility of manufacturing a local, highlyconcentrated Si 1−x Ge x -nanosheet on top of Si substrates. The resulting Si 1−x Ge x -nanosheet is formed as a consequence of the release of the free energy from the dissolution of Ge within the originally pure Si layer. Therefore, the thickness and the Ge composition of the Si 1−x Ge x -nanosheet are essentially determined by kinetics based on the factors such as the Ge nanosphere size and its depth of penetration into the Si substrate that determine the Ge interstitial flux generation and diffusion through the Si substrate [23] . A high degree of crystallinity is obtained for our 5.5nm-thick SiGe nanosheet as evidenced by neither visible lattice defects nor faceting observed from TEM micrographs in Fig. 2(a) . Local strain state and magnitude within the Si 1−x Ge x nanosheet are directly determined by using NBD in terms of the separations of diffraction spots (Fig. 2(b) ) and Raman analysis. Estimated values for Ge composition (x) and compressive strain (ε) are x ≈ 0.85 and ε ≈ −2.2%, respectively [23] .
The last but not least important feature of our gate-stack structure is that between the penetrating Ge NP and the Si 1−x Ge x nanosheet, there appears a thin, thermally-grown SiO 2 layer with sharp interfaces and invisible interfacial defects (i.e., no Ge segregation at the growing oxide/SiGe interface). Previous studies on thermal oxidation of SiGe alloys in pure oxygen or in steam have reported that either a pure SiO 2 layer or a mixed oxide layer consisting of SiO 2 and GeO x (x = 1, 2) was formed on top of the SiGe alloy, which was accompanied by the rejection of Ge from the oxide. The segregated Ge snow plows and accumulates at the growing oxide/SiGe interface, greatly increasing the interface trap density [24] - [26] . The thickness of SiO 2 between Ge NP and the SiGe nanosheet is in dynamic equilibrium as a consequence of the constructive-destructive process whereby the flux of O interstitials helps to create new oxide while the high flux of Si interstitials generated from the Si 1−x Ge x shell primarily serves to destroy the interfacial oxide as described above [20] . The experimental fact of a highly-stressed SiGe channel with a high degree of crystallinity in combination with a thin, thermally-grown 48 VOLUME 7, 2019 SiO 2 layer on top of the SiGe channel simultaneously is a very important aspect from an ultimate device performance standpoint. Figure 4 . This is because that the equivalent oxide thickness, comprising the gate oxide thickness and the depletion thickness of the SiGe/Si substrate, is highly dependent on V G for a JL-FET [27] . One important finding of notes is that SS values appear to decrease with increasing V D from 10mV to 500mV. That is, SS of 150mV/dec, 200−250mV/dec, and 250−275mV/dec for 0.3pA < I D < 4pA are extracted at V D = 500mV, 100mV, and 10mV, respectively, at T = 80K.
It is a known fact that as the channel length scaling into the nanometer scale in order to reduce channel resistance (R channel ), series resistance (R SD ) is becoming a predominant fraction of the total device resistance (R total = R channel + R SD ). Based on a simple series resistance extraction methodology [28] , we are able to extract R SD directly from the ratio of two linear I D -V G curves measured at V D = 10mV and 50mV on a single device via Eq. (1): This extraction approach is very suitable for short-channel devices since it does not require knowledge of the effective channel geometries (length and width) and gate-oxide capacitance (C g ), which are the most difficult quantities to be measured. The extracted values of R SD and R channel for our device at 300K are approximately 1.87k -µm and 0.19k -µm, respectively. R SD of 1.87 k -µm for our L ch = 75nm Si 0.15 Ge 0.85 n-FET is very close to the value of 1.82 k -µm for L ch = 60nm, accumulation-mode Ge n-FETs made over GOI substrates [16] , which has been reported to have the highest ON-state current of 1mA/mm for Ge channel. A large R SD for our devices is probably attributable to a thin, 30nm-thick Si layer used for n + -S/D as well as the segregation of phosphorous dopants at the interface of S/D and buffer Si 3 N 4 as evidenced by the EDX mapping and line scan shown in [29] . It is noted that for VOLUME 7, 2019 49 the estimation of channel mobility, the value of C g is calculated by C g = A g ε ox /d ox rather than being directly measured on the studied device because of its very small value. 3nm for d ox and 6362nm 2 for A g are averaged values obtained from extensive TEM observations. Therefore, the estimated mobility values might be overestimated due to the resolution of TEM observations. Despite large R SD , drive current as high as I D ∼ = 0.5A/mm is measured on our transistor at V G = +1V, V DS = +1V as shown in Figure 6 . The drive current measured at T = 300K (Figure 6(a) ) and 80K ( Figure 6(b) ) appear to be comparable in magnitude, indicating the decrease of mobility with temperature is very weak. This is because that the channel mobility for JL-FETs is predominantly determined by impurity scattering rather by phonon scattering [30] . Mobility that is limited by pure phonon scattering decreases with temperature, while mobility that is limited by impurity scattering varies as T n (n > 1) [31] . In JL devices, a compensation effect occurs between these two types of scattering, and thus mobility variation with temperature is much smaller than that of inversion-mode MOSFETs [30] . There appears to have an exponential onset drain voltage at V D ≈ 0.05V for conducting drain current when measured at low temperature T = 80K. Both experimental observations of the V DS -dependent S.S. and onset drain voltage at low temperatures suggest the presence of potential barriers between Si S/D and Si 0.15 Ge 0.85 channel. This is probably attributable to phosphorous segregation at the interface of S/D and buffer Si 3 N 4 as evidenced by the EDX mapping in Figure 5 , resulting in dopants depletion within S/D and thus, the formation of a potential barrier between S/D and the SiGe conducting channel. Therefore, available drain current is reduced when V DS is too small to suppress the barriers between S/D and the SiGe channel. On the other hand, a large V DS is able to lower the barriers between Si S/D and the SiGe channel, leading to subthreshold current being essentially predominated by the gate-induced channel potential barrier. Consequently, SS values are improved at large V DS .
V. CONCLUSION
We report the fabrication and characterization of a selforganized gate-stack of Ge-NP gate/SiO 2 /Si 0.15 Ge 0.85 -nanosheet in a single step of thermally oxidizing Si 0.85 Ge 0.15 nano-pillars over buffer layers of Si 3 N 4 on Si-based substrates. Using our approach, a Si 0.15 Ge 0.85 nanosheet is locally formed between n + -Si source/drain. Very low OFFstate leakage of I OFF (≈ 10 −13 − 10 −14 A or even less) in combination with high ON-state current (I ON ≈ 500mA/mm at V GS = V DS = 1V) measured on our Si 0.15 Ge 0.85 nanosheet n-MOSFET indicates superior gate oxide integrity of our Ge/SiO 2 /Si 0.15 Ge 0.85 gate-stack heterostructure, which are our salient features in comparison to state-of-the art Ge n-FETs. We envisaged further scientific exploration of our Ge-NP/SiO 2 /Si 1−x Ge x -nanosheet structures toward the ultimate goal of demonstrating advanced Ge-based MOS nanoelectronic and nanophotonic devices [32] .
